Abstract-The orthogonal-signal-generator-based phase-locked loops (OSG-PLLs) are among the most popular single-phase PLLs within the areas of power electronics and power systems, mainly because they are often easy to be implemented and offer a robust performance against the grid disturbances. The main aim of this paper is to present a survey of the comparative performance evaluation among the state-of-the-art OSG-PLLs (include Delay-PLL, Deri-PLL, Park-PLL, SOGI-PLL, DOEC-PLL, VTD-PLL, CCF-PLL, and TPFA-PLL) under different grid disturbances such as voltage sags, phase, and frequency jumps, and in the presence of dc offset, harmonic components, and white noise in their input. This analysis provides a useful insight about the advantages and disadvantages of these PLLs. The performance enhancement of Delay-PLL, Deri-PLL, and CCF-PLL by including a moving average filter into their structure is another goal of this paper.
I. INTRODUCTION
T HE accurate extraction of the grid voltage phase angle and frequency is of vital importance to ensure stable operation of grid-connected power-electronic-based equipment such as active power filters, uninterruptible power supplies, dynamic voltage restores, etc. [1] - [3] . However, the power quality issues caused by ever increasing penetration of the renewable energy sources such as the photovoltaic (PV) and wind power into the utility grid, as well as the proliferation of power-electronics-based loads in power systems has made this task more challenging than before. To tackle this problem, many advanced synchronization techniques have been proposed in recent years [1] - [13] .
The Fourier-transform-based techniques such as the discrete Fourier transform [4] , [5] and the fast Fourier transform [6] are the basic methods for the spectrum analysis of power signals and extraction of the grid voltage phase, frequency, and amplitude. However, these techniques often assume that the grid voltage waveform is periodic and repetitive, which may lead to spectrum leakage problem due to unsynchronized sampling effect, causing errors for frequency and phase angle detection [7] . The Kalman filter (KF) and the extended KF methods are alternative techniques for instantaneous tracking of grid voltage parameters [8] . However, the KF method is computationally demanding [9] , some other techniques, such as the methods based on an adaptive notch filter [10] , the zero-crossing detection method [11] and the frequency-locked loop (FLL) [12] , [13] were also presented in the recent literature to analyze the grid voltage phase angle.
The PLL algorithms are probably the most popular synchronization techniques for the grid-connected inverters applications owing to their ease of implementation and robustness [14] - [21] . Generally, a PLL is composed of three parts: phase detector (PD), loop filter (LF), and voltage-controlled oscillator (VCO) [22] . The LF normally is a proportional-integral (PI) controller that results in a type-2 control system (a control system of type-N has N poles at the origin in its open-loop transfer function) [23] . In most cases, a first-order low-pass filter (LPF) is also cascaded with the PI controller to improve the PLL filtering capability. The first-order LPF, however, has a limited ability to suppress the grid disturbances. Therefore, under some scenarios, it may be useful to use higher order LPFs in the PLL control loop [24] .
From the PD point of view, the simplest PLL is a power-based PLL (pPLL), which uses a sinusoidal multiplier as the PD [25] . The pPLL, however, suffers from remarkable double-frequency oscillations in their estimated quantities. A dynamic analysis and performance evaluation of the pPLL can be found in [26] . To overcome this drawback of the pPLL, some modifications have been suggested. In [27] , a method based on peak voltage detection was proposed by Thacker et al., and in [28] , a modified pPLL with double frequency and amplitude compensation method was presented by Golestan et al. Another approach to deal with the aforementioned problem of pPLLs is using an orthogonal-signal-generation (OSG)-based PD in the PLL structure. These PDs use an OSG unit to create a fictitious orthogonal signal from the original single-phase signal [29] - [32] .
In retrospect, the delay-based PLL (here named as Delay-PLL) is regarded as the earliest and simplest OSG-PLL method and its performance analysis was presented in [32] . Another simple method to generate an orthogonal signal is used a derivator (here named as Deri-PLL), however, this kind of PLL is rarely used in practical application due to the high sensitivity under distorted grid voltage conditions.
In recently years, some new OSGs schemes have been presented, such as the PD based on the second-order generalized integrator (corresponding to the SOGI-PLL) and inverse-park transform (corresponding to the Park-PLL), which show a relatively fast transient response, high disturbance rejection capability, and a robust performance [7] , [22] . The SOGI scheme was first proposed in 2006 by Ciobotaru et al. [33] . In [34] , a multiple SOGI plus an FLL scheme was proposed by Rodriguez et al., in which the dual SOGI acts as the basic module called MSOGI-FLL, which can be used to detect the different harmonic components of the input signal. A modified SOGI-based OSG was proposed by Karimi-Ghartemani et al. [18] , in which an integrator is added to the SOGI structure to deal with the problem of dc offset. The Park-PLL also shows satisfactory performance under various grid voltage disturbance scenarios. In [35] , the Park-PLL was used in a single-phase PV-power generation system to make the system more robust. In [22] , a detailed mathematical analysis about the Park-PLL and SOGI-PLL was proposed by Golestan et al. and it is shown that these two PLL structures are equivalent to each other, from the control point of view.
On the other hand, the complex-coefficient filter (CCF) also has drawn much attention. In [36] , a detail analysis about the CCF and multiple-CCF was presented, and in [37] , the design oriented of the MCCF-PLL was suggested. In [38] , the CCF-PLL based on the z-domain was introduced, in which the negative frequency component can be effectively removed by using the CCF block. Therefore, the CCF shown in [38] can be considered as another kind of OSG. In [39] , the PLL using the dc offset error compensation (DOEC-PLL) was proposed, which is capable of eliminating dc component effectively. The variable time-delay PLL (VTD-PLL) was presented in [40] , which is a software-PLL (SPLL) and can achieve a fast transient response with low computational burden. The PD of the VTD-PLL consists of a sinusoidal multiplier, thus, VTD-PLL can be seen as an extension of the pPLL. Further, in [41] , a threephase frequency-adaptive PLL (TPFA-PLL) was presented for single-phase applications, in which the input signal of the PLL was enhanced and the moving-average filter (MAF) was used to improve the filtering performance [42] .
In this paper, a survey of some OSG-based PLLs is presented, and a detailed comparison among the Delay-PLL, Deri-PLL, Park-PLL, SOGI-PLL, DOEC-PLL, VTD-PLL, CCF-PLL, and TPFA-PLL algorithms are carried out to gain a deep insight about their advantages and disadvantages. The evaluation is conducted under different grid disturbances such as voltage sags, phase and frequency jumps, and in the presence of harmonics, dc offset, and noise in the PLLs input. The results of this analysis can be very helpful for researcher and designers in the areas of single-phase grid-connected inverters and distributed generators (DGs).
The rest of this paper is organized as follows. Section II presents the overview of the aforementioned OSG-PLLs. The LF parameters design in s-domain is presented in Section III. In Section IV, the comparison of the experimental results under different grid voltage disturbance scenarios are presented. In Section V, the MAF method is presented to improve steady state and dynamic performance of Delay-PLL, Deri-PLL, and CCF-PLL. Finally, Section VI concludes this paper.
II. OVERVIEW OF THE DIFFERENT PLL ALGORITHMS
In this Section, eight different PLL algorithms mode are introduced and a generic mathematical model is also derived. Moreover, considering the practical implementation, all of the algorithms are conceived in the z-domain, and the following assumptions are considered: 1) the sampling frequency (f s = 1/T s ) is fixed to 10 kHz, and the fundamental angular frequency (ω ff ) is set to be 2π50 rad/s and 2) the forward Euler method is used to discretize the LP and VCO except for the SOGI block, which is discretized by using the Tustin method in order to avoid the algebraic loop [38] , [40] .
The grid voltage is presented in the discrete form as
where V g , θ g , ω g , and φ g are amplitude, phase angle, angular frequency and initial phase of the grid voltage, respectively, and k denotes the kth sampling interval by the digital processor, and k = 0, 1, 2, . . . ,etc. Fig. 1(a) shows the general structure of a conventional OSG-PLL. Fig. 1(b) illustrates the delay-based OSG, in which the orthogonal signal is created by T/4 (T is the grid fundamental period, and in discrete domain with a sample frequency f s = 10 kHz, the delay block is expressed as z −50 ) cycle delaying the original single-phase signal.
A. Conventional OSG-PLL
When the T/4 delay algorithm is used as the OSG shown in Fig. 1(a) , the mathematical expressions for v α and v β are
where ω ff is the nominal frequency (2π50 rad/s). By using Park's transformation, the mathematical expressions for vDelay q is
whereθ is the estimated value of the phase angle. From (3), as expected, only when the grid voltage frequency is at its normal value, φ(ω g ) will equal to zero, and the Delay-PLL can track the grid frequency without steady-state error, and vice versa. The derivative-based OSG is shown in Fig. 1(c) , in which the orthogonal signals are produced by the differential operation. However, the differential operation will introduce high frequency noise and numerical errors. With the derivative-based OSG, the mathematical expressions of vDeriq can be expressed as
As expected, (4) shows similar fluctuations characteristic as (3) when the grid frequency deviates from its nominal value. Moreover, if the gird voltage contains harmonics, the second term of (4) will increase with the increase of the order of harmonics. Especially in the condition of high-order harmonic and noise, the result of the estimated phase/frequency might be erroneous.
The Park-based PD is shown in Fig. 1(d) , where the Park transform is used typically as a tool to project an input voltage vector, defined by in-quadrature signal in αβ stationary reference frame, on the orthogonal axes of the dq synchronous reference frame [43] . The SOGI-based PD and the integrator discretized by the Tustin method is shown in Fig. 1(e) . The equivalence of the Park and SOGI blocks was proved in [21] , hence, the transfer function of the OSG can be derived as
(5) With the previous assumption, the output of the OSG block can be expressed as
where the superscript P and S represents the Park-PLL and SOGI-PLL, g(k) and h(k) are the function of k, which can be expressed as [43] 
(7) It is worth noting that a gain k 0 = 1.414 implies the damping factor of (5) ξ G = 0.7 (ξ G indicate the damping ratio of (5) and depends the dynamic performance of the OSG block), which results in an optimal relationship between the setting time and overshoot in the dynamic response [35] . Thus, substituting k 0 = 1.414 into (7), the expressions for v q is
where f(k) is the fluctuating terms, which decays to zero with a time constant of
/ω g and vP, Sq converges to θ g −θ in the steady-state conditions, which represents the steady-state error.
Then, v q shown in (3), (4), and (8) is regulated to be zero and the phase angle of OSG output signal can be obtained. However, whether the phase angle of the input is equal to that of the output of the OSG is the key point to evaluate the performance of the OSG-PLL. Next, four recent OSG-PLLs are presented, namely, DOEC-PLL, VTD-PLL, CCF-PLL, and TPFA-PLL. Fig. 2 shows the general structure of the DOEC-PLL presented by Hwang et al. [39] . In this paper, the inverse-park transform is used to generate a virtual voltage (v β ), which is delayed by 90°from the measured grid voltage v α .
B. DOEC-PLL
The grid voltage including the dc offset can be derived as
where Δ is the amplitude of the dc offset. Using the OSG technology and the Park's transformation, in the steady state, the following equations can be obtained:
To obtain the dc offset, the following expression is defined:
The difference between ε 1 and ε 2 can be obtained as follows:
Applying the integral operation at a specific interval in q-axis voltage, the dc offset can be separated as shown in (12) . The PI controller is used to remove the dc offset error Δ. Fig. 3 illustrates the block diagram of the VTD-PLL presented by A. Ozdemir et al. [40] . This algorithm adopts the variable time-delay algorithm, which reduces the computation load remarkably. From Fig. 3 , the error signal e(k) can be denoted as
C. VTD-PLL
where whereT is the estimated period of input voltage and e((k − 1)T ) is the delayed signal byT , thus, (14) can be considered as derivative of e(k) with respect toT , which is derived as Fig. 4 shows the block diagram of the classical variable timedelay structure. In EN 50160 standard, the frequency range is considered 47-52 Hz, and IEC considered 42.5-57.5 Hz. To consider a more adverse scenario, in this study, locking frequency range for the PLL is 40 Hz ࣘ f lock ࣘ 60 Hz, sampling period is T s = 100 μs. Accordingly, the range of N is calculated as 165 ࣘ N ࣘ 250 [40] .
Then, after convergence of the algorithm, z(k) is regulated to be zero, which yields Δω = 0, and the estimated frequency is controlled to be the preset value. Fig. 5 shows the lock diagram of the CCF-PLL presented by Ohoriet et al. [38] . In this algorithm, the complex-coefficient filter is configured as a first-order IIR filter and is composed of two complex-coefficient band-pass filters (BPFs) and one notch filter (NF), which are shown in Fig. 6 .
D. CCF-PLL
The input voltage can be rewritten as
The negative frequency component (−θ g ) is removed by the complex-coefficient filter, the output of the CCF block can be expressed as
(17) The magnitude of (17) is normalized as follows:
By extracting the real and imaginary parts of (18), which are represented by v α and v β , respectively, a pair of orthogonal voltage vector can be obtained. Therefore, notice that the CCF can be seen as a special OSG. Fig. 7 shows a three-phase PLL to estimate the phase, frequency, and amplitude of a single-phase system [41] . The abc input of the TPFA-PLL is assumed to be (v, 0, 0). If the window width of the MAF (T ω) is equal T/2 all the second-order oscillation produced by unbalanced input voltage can be removed.
E. TPFA-PLL
By applying the Park's transformation, e d and e q can be obtained as
where θ f is an arbitrary angle at the grid frequency (ω ff ).If T ω = T /2, the terms with θ g + θ f in (19) are filtered by an MAF. Applying inverse Park's transformation to (19) , the positive sequence is obtained in a stationary abc frame, as follows:
(20) Then, the output angle of the TPFA-PLLθ (the estimated phase angle) is used in the dq transformation to transform the set of voltage in (20) . The following expression can be obtained:
Therefore, by controlling e q + to be zero, the estimated frequency can be obtained. Unlike OGS-PLL, it is unnecessary for the TPFA-PLL to produce a pair of orthogonal signals hence the additional numerical error can be avoided.
III. PARAMETER DESIGN GUIDELINES
Since the PLL model is set up in z-domain, it seems to be more accurate to perform the LF parameters tuning in the z-domain instead of the s-domain. It should be noticed that the PLL bandwidth is much lower than its sampling frequency. Therefore, the s-domain analysis/tuning can provide an accuracy as good as that achievable in z-domain. In addition, the analysis/tuning in the Laplace domain is more convenient and straightforward than that in the z-domain [42] . For these reasons, in this section, the generic linearized model of the PLL is presented in s-domain, which is shown in Fig. 8 .
For the sake of simplicity, in the PLL linearized model, the input voltage amplitude V g is assumed to be unity. This assumption can be simply realized by dividing the PD output signal by an estimation of the input voltage amplitude before it was fed into the LF [22] . In this case, the open-loop transfer function of the PLL can be expressed as
where τ i = k p /k i . It can be seen that (22) is a typical open-loop transfer function of the type-II system. In the recent literature, many parameters design methods based on such transfer function have been presented. In this paper, a systemic way called symmetrical optimum method is introduced to design the parameters [44] . The core insight of the symmetrical optimum method is to obtain the maximum phase margin (PM) at the crossover frequency ω c . Therefore, from (22) , the amplitude and phase frequency characteristics can be written
Therefore, the PM can be expressed
In order to obtain the ω c when γ = γ max , take the derivative of (25) with respect to ω c , and equate the result to zero, gives
Thus, lg(ω c ) = [lg(τ i ) + lg(τ p )]/2, which means in the bode diagram, lg(τ i ) and lg(τ p ) are symmetrical about lg(ω c ). Then, γ max can be expressed as
According to trigonometric function operation hen, from (28)
Normally, the PM with a range of 0 < γ max ≤ 90 is considered, thus, the inequality τ i ≥ τ p can be obtained. Supposing that lg(1/τ p ) − lg(1/τ i ) = 2lgλ(λ ≥ 1), it can be obtained that
Considering (26) and (30), and assuming the equation (23) equals to 1 when ω = ω c , then
It can be seen that k p and k i is the function of λ and τ p , thus, next step is to determine the value of λ and τ p . From the openloop transfer function (22) , the closed-loop transfer function can be expressed as
. (32) From (32), the oscillating element should be design carefully. The damping ratio ξ = (λ − 1)/2, thus, ξ must be chosen to provide a fast transient response as well as a stable operation. Since most literature recommend ξ = 0.7 for the best damping, this selection yield λ = 2.4. Substituting λ = 2.4 and (30) into (28) , the value of γ max can be derived as
which can be interpreted as a perfect PM.
Then, the disturbance rejection capability of the system is taken into consideration. The proper attenuation at 2ω ff (which is generated by the harmonic) is selected to be 25 dB in this paper. Substituting λ = 2.4, (30), and (31) into (23), and assuming (23) equals to -25 dB when ω = 2ω ff , an approximate value of τ p = 0.004 can be calculated. Then, the LF parameter can be calculated as k i = 4521 and k p = 104.
With the parameter designed, the PM of the PLL is about 44.8°, the crossover frequency ω c = 2π16.6 rad/s and the attenuation at 2ω ff is 24.3 dB. Thus, the PLL shows a high disturbance rejection capability and fast transient response.
IV. EXPERIMENTAL RESULTS
The aim of this section is to evaluate the performance of the eight PLLs under different grid scenarios, such as voltage sag, phase jump, frequency step, harmonics, dc offset and noise. To validate the analysis, the presented algorithms are tested in the Microgrid Research Lab, Aalborg University [45] , and the experimental prototype was based on the 2.2-kW Danfoss inverter controlled in voltage control mode (VCM) using an LCL output filter with resistive load, the capacitor voltage of the LCL filter was controlled to synthesize the virtual grid conditions. The inverter PWM frequency was set to be 10 kHz in order to evaluate the PLL algorithms with a discrete time step of 100 μs, as analyzed in this paper. The dSPACE1006 platform was utilized to implement the Simulink-based control algorithms and the compiled executable file was downloaded to the dSPACE1006 controller to extract the real-time grid-synchronization signals.
The binary word size was only several kilobytes (kB) when the VCM was adopted for inverter control and the eight PLL algorithms were implemented, which facilities the practical implementation in both fixed point and floating point digital signal processors (DSPs). The phase and frequency step were set to be 90°and 5 Hz, respectively. Throughout the experimental studies, the sampling frequency is fixed to be 10 kHz and the nominal angular frequency is set to 2π50 rad/s. The detailed comparison of eight PLL algorithms under different grid disturbance scenarios is shown in Table I .
A. Performance Comparison Under Voltage Sag
Figs. 9 and 10 show the experimental results of the estimated frequency and the phase estimation error when the grid is sub- 
B. Performance Comparison Under Phase-Angle Jump
Figs. 11 and Fig. 12 show the experimental results of the estimated frequency and the phase estimation error when the grid is subjected to 90°phase-angle jump. Among the OGS-based PLLs, the Delay-PLL and Deri-PLL show better performance than the Park-PLL and SOGI-PLL with a response time of about two cycles. A similar performance can be observed between Park-PLL and DOEC-PLL, due to the equivalence of the OSG block, with a response time of four cycles. The SOGI-PLL and VTD-PLL show a response time of 3.5 cycles. But for CCF-PLL and TPFA-PLL, the response time is about five cycles. Therefore, optimal dynamic performance can be obtained by using the Delay-PLL under grid voltage phase-angle jumps. particular, the Delay-PLL shows steady-state error (about 5°) in phase estimation because of the fix time delay. The CCF-PLL shows a higher fluctuation of about 15 Hz due to the adoption of the BPF, which has a narrow pass band. Because of the integral link in VTD-PLL, and the frequency-adaptive MAF in TPFA-PLL, the two PLLs show a slow dynamic response, both with a response time of about 4.5 cycles. For Park-PLL and DOEC-PLL, similar results are achieved, the estimated frequency is locked to the rated value in about 3.5 cycles, and for Deri-PLL and SOGI-PLL, the response time is around 2.5 cycles. Through 
C. Performance Comparison Under Frequency Steps

D. Performance Comparison Under Grid Voltage Harmonics
According to EN 50160 Standard [46] , the maximum allowed total harmonic distortion is 8%; 0.05-p.u. third-, 0.05-p.u. fifth-, and 0.04-p.u. seventh-order harmonics components are applied to the grid voltage to test these algorithms. Figs. 15 and 16 show the experimental results of the estimated frequency and the phase estimation error. The Delay-PLL and Deri-PLL show noticeable oscillations in the estimated frequency due to the lack of filter. By comparison, the oscillations of Park-PLL, SOGI-PLL, and DOEC-PLL are much smaller, with a frequency error of about 1 Hz. The CCF-PLL shows a frequency error of about 1.5Hz. However, the VTD-PLL and TPFA-PLL show the lowest frequency oscillations with nearly zero steady-state errors compared to other PLL algorithms.
E. Performance Comparison Under DC Offset
Figs. 17 and 18 show the experimental results of the estimated frequency and the phase estimation error when a sudden dc offset of 0.04 p.u. occurs in the grid voltage. In this case, the four OGS-based PLLs have the similar steady-state oscillations with the peak-peak frequency error of nearly 1.5 Hz. However, the CCF-PLL undergoes the biggest steady-state oscillations of 3.2 Hz. The TPFA-PLL shows the estimation error of about 1.3 Hz in the estimation frequency. Because of the dc offset error compensator, the DOEC-PLL can acquire the zero steady-state error of both estimated frequency and phase. It is interesting to notice that the VTD-PLL also shows similar dynamic response to DOEC-PLL. Therefore, the best performance under dc offset scenario is achieved by DOEC-PLL and VTD-PLL. 
F. Performance Comparison Under White Gaussian Noise
To evaluate the electromagnetic interference (EMI) noise immunity of the PLLs, a white Gaussian noise of variance σ 2 = 0.01 is added to the grid voltage. The signal-to-noise ratio (SNR) in the PLL input is SNR = 10 log (1/2σ
2 ) = 17 dB. The noisy waveform is sampled at a rate of 100 kHz, and is then fed to a digital antialiasing. This high sampling rate is to avoid the liasing effects and increase the accuracy of simulations. A digital first-order LPF with cutoff frequency of 4 kHz is considered as the antialiasing filter. The output of antialiasing filter is down sampled to 10 kHz and is fed to the PLL [42] .
Figs. 19 and 20 show the experimental results of the estimated frequency and the phase estimation error. Similar to the case of harmonic contamination, the Delay-PLL and Deri-PLL show noticeable oscillations in the estimated frequency with the amplitude of about 2.3 Hz and more than 100 Hz, respectively. The Park-PLL and DOEC-PLL show the estimation error of about 0.25 Hz. The VTD-PLL and TPFA-PLL show the lowest steady-state oscillations of about 0.12 Hz. For CCF-PLL, the peak-to-peak frequency error is about 0.6 Hz, which is bigger than SOGI-PLL (0.30 Hz).
V. PERFORMANCE IMPROVEMENT USING MAF
From experimental results presented in the last section, the Park-PLL, SOGI-PLL, DOEC-PLL, VTD-PLL, and TPFA-PLL show relatively satisfactory performance. However, the performance of Delay-PLL, Deri-PLL, and CCF-PLL under grid frequency variations, harmonics, and white noise scenarios is still unsatisfactory. In order to optimize the performance of Delay-PLL, Deri-PLL, and CCF-PLL, the MAF is presented to achieve this propose as an inner-loop filter. It should be noted that the application of an MAF may reduce the open-loop bandwidth due to the large phase shift of the MAF [47] .
The experimental results under grid frequency variations, harmonics, and white noise scenarios are shown in Figs. 21, 22 , and 23, respectively. The detailed comparisons of Delay-PLL, Deri-PLL, and CCF-PLL with and without MAF are shown in Table II . Fig. 21 shows the comparative results between with and/or without MAF when the grid voltage undergoes a frequency jump of 5 Hz. It is obvious that the steady-state oscillations have been mitigated by the use of the MAF. For the Delay-PLL, the estimation error in frequency is reduced from 2.5 to 0.2 Hz. For the Deri-PLL, the estimation error is reduced from 1.6 to 0.1 Hz and for the CCF-PLL, the error is reduced from 14.7 to 1.2 Hz. Fig. 22 shows the comparative results between with and/or without MAF when the grid voltage undergoes 0.05-p.u. thirdorder, 0.05-p.u. fifth-order, and 0.04-p.u. seventh-order harmonics. Similarly as in the previous analysis, the estimation error in the frequency has been reduced to zero, which means MAF almost eliminates the harmonics completely. Fig. 23 shows the comparative results between with and/or without MAF when the white Gaussian noise (variance σ 2 = 0.01) is suddenly applied in the grid voltage. For Delay-PLL and Deri-PLL, it shows that the steady-state errors are eliminated effectively. As for the CCF-PLL, it is interesting to notice that the fluctuation ripple of about 0.2 Hz in the estimated frequency is also suppressed.
VI. CONCLUSION
A detailed analysis and performance comparison of eight single-phase PLLs is presented in this paper. From the presented comprehensive comparison, it is found that Delay-PLL, Deri-PLL, and VTD-PLL show relatively desired dynamic performance under voltage sag and phase-angle jump scenarios. When grid voltage undergoes frequency step, Park-PLL and SOGI-PLL may be a good choice. When grid voltage undergoes harmonic contamination scenario, TPFA-PLL can achieve zero steady-state error due to the use of an MAF, and for dc offset scenario, DOEC-PLL and VTD-PLL show the best performance. When grid voltage undergoes random noise contamination scenario, all PLLs show some noise immunity capability except for Delay-PLL and Deri-PLL due to the lack of filter in their control structures. However, under a wide range of grid disturbance conditions, Park-PLL, SOGI-PLL, and TPFA-PLL show satisfactory performance for achieving a tradeoff between steady-state accuracy and dynamic response.
Finally, the MAF is applied to effectively attenuate steadystate oscillation of the Delay-PLL, Deri-PLL, and CCF-PLL under grid frequency step, harmonics, and noise scenarios. The presented results provide useful guidelines for choosing and designing the proper grid synchronization schemes for singlephase grid-connected inverters and DGs.
